{
  "date": "2026-10-14",
  "version": "V1",
  "assets": [
    {
      "source": "2026-10-14_FPGA_Work/12_Combined_FPGA_Shared_LDO_V7/staging/schematic/native_svg/Combined_FPGA_Shared_LDO_V7.svg",
      "source_sha256": "99de1b3881920e741270144dadc87909c324ee87d458e3df297671f7b76819ad",
      "output": "presentation/overview/assets/Combined_FPGA_Shared_LDO_V7_Schematic.svg",
      "output_sha256": "99de1b3881920e741270144dadc87909c324ee87d458e3df297671f7b76819ad",
      "size_bytes": 9681177,
      "transformation": "Exact byte copy of native SVG export or complete delivery ZIP"
    },
    {
      "source": "2026-10-14_FPGA_Work/12_Combined_FPGA_Shared_LDO_V7/output/Combined_FPGA_Shared_LDO_V7_KiCad.zip",
      "source_sha256": "5e1cddc8971f32370852d2122f6b1b78cac4b0ef6df1f77ffaf5749695ab739f",
      "output": "presentation/overview/assets/Combined_FPGA_Shared_LDO_V7_KiCad.zip",
      "output_sha256": "5e1cddc8971f32370852d2122f6b1b78cac4b0ef6df1f77ffaf5749695ab739f",
      "size_bytes": 2397231,
      "transformation": "Exact byte copy of native SVG export or complete delivery ZIP"
    },
    {
      "source": "2026-10-14_FPGA_Work/18_Carrier_V17_Grid_Alignment/verification/native_schematic/CARRIER_XEM8305_V17_Grid_Aligned.svg",
      "source_sha256": "c20ffd8147073fd453c8c63eaff18914a2355042f85719cfbb90fdff408a7c8c",
      "output": "presentation/overview/assets/Carrier_V17_Schematic.svg",
      "output_sha256": "c20ffd8147073fd453c8c63eaff18914a2355042f85719cfbb90fdff408a7c8c",
      "size_bytes": 6485982,
      "transformation": "Exact byte copy of native SVG export or complete delivery ZIP"
    },
    {
      "source": "2026-10-14_FPGA_Work/18_Carrier_V17_Grid_Alignment/output/Carrier_V17_Complete_KiCad_2026-10-14.zip",
      "source_sha256": "d35ceafe10bb7f8fcebe52f65ef31ba359378e28ad4f9c8c1170b827dbc7f1a6",
      "output": "presentation/overview/assets/Carrier_V17_Complete_KiCad.zip",
      "output_sha256": "d35ceafe10bb7f8fcebe52f65ef31ba359378e28ad4f9c8c1170b827dbc7f1a6",
      "size_bytes": 3418383,
      "transformation": "Exact byte copy of native SVG export or complete delivery ZIP"
    },
    {
      "source": "2026-10-14_FPGA_Work/12_Combined_FPGA_Shared_LDO_V7/project/Combined_FPGA_Shared_LDO_V7.kicad_pcb",
      "source_sha256": "823862c39277d77ccf4a0138587db8fe2e088ef63b5847990dd138f667636132",
      "output": "presentation/overview/assets/Combined_FPGA_Shared_LDO_V7_Layout_Front.svg",
      "output_sha256": "59e395ce83ea47a1f4e55b33c6e0f67c082c618aeccaeb455444690e089841d6",
      "size_bytes": 212640,
      "transformation": "Native KiCad SVG plot, F.Cu,F.SilkS,F.Fab,Edge.Cuts",
      "command": [
        "kicad-cli",
        "pcb",
        "export",
        "svg",
        "--mode-single",
        "--output",
        "presentation/overview/assets/Combined_FPGA_Shared_LDO_V7_Layout_Front.svg",
        "--layers",
        "F.Cu,F.SilkS,F.Fab,Edge.Cuts",
        "--page-size-mode",
        "2",
        "--exclude-drawing-sheet",
        "--drill-shape-opt",
        "2",
        "2026-10-14_FPGA_Work/12_Combined_FPGA_Shared_LDO_V7/project/Combined_FPGA_Shared_LDO_V7.kicad_pcb"
      ],
      "source_unchanged": true
    },
    {
      "source": "2026-10-14_FPGA_Work/12_Combined_FPGA_Shared_LDO_V7/project/Combined_FPGA_Shared_LDO_V7.kicad_pcb",
      "source_sha256": "823862c39277d77ccf4a0138587db8fe2e088ef63b5847990dd138f667636132",
      "output": "presentation/overview/assets/Combined_FPGA_Shared_LDO_V7_Layout_Back.svg",
      "output_sha256": "439b2e0bcc2374a50eaa76540f66ae5e8ba2cb39cbff657e21951d024800004b",
      "size_bytes": 502669,
      "transformation": "Native KiCad SVG plot, B.Cu,B.SilkS,B.Fab,Edge.Cuts, mirrored bottom view",
      "command": [
        "kicad-cli",
        "pcb",
        "export",
        "svg",
        "--mode-single",
        "--output",
        "presentation/overview/assets/Combined_FPGA_Shared_LDO_V7_Layout_Back.svg",
        "--layers",
        "B.Cu,B.SilkS,B.Fab,Edge.Cuts",
        "--page-size-mode",
        "2",
        "--exclude-drawing-sheet",
        "--drill-shape-opt",
        "2",
        "--mirror",
        "2026-10-14_FPGA_Work/12_Combined_FPGA_Shared_LDO_V7/project/Combined_FPGA_Shared_LDO_V7.kicad_pcb"
      ],
      "source_unchanged": true
    },
    {
      "source": "2026-10-14_FPGA_Work/12_Combined_FPGA_Shared_LDO_V7/review/Canonical_DRC.json",
      "source_sha256": "1b3d201c492de681ec0a41e23cfbd70008934b3902c28ae5fa39c01d30e95674",
      "output": "presentation/overview/assets/Combined_V7_Canonical_DRC.json",
      "output_sha256": "1b3d201c492de681ec0a41e23cfbd70008934b3902c28ae5fa39c01d30e95674",
      "size_bytes": 853021,
      "transformation": "Exact byte copy of source engineering evidence; scopes and limitations retained"
    },
    {
      "source": "2026-10-14_FPGA_Work/12_Combined_FPGA_Shared_LDO_V7/review/Independent_Geometry_Audit_V7.json",
      "source_sha256": "a0bccc36ec75f9f802604a8f555054e6d45ba62a3c5ccba3aa54e182dffb7b34",
      "output": "presentation/overview/assets/Combined_V7_Placement_Audit.json",
      "output_sha256": "1d280fc004056c73b0fda14125f48de4ff8df03060ad89d3673da49033b8a240",
      "size_bytes": 47306,
      "transformation": "Engineering evidence derivative: workstation prefixes removed from resolved model paths only; original source SHA-256 retained."
    },
    {
      "source": "2026-10-14_FPGA_Work/12_Combined_FPGA_Shared_LDO_V7/review/Placement_Manifest.json",
      "source_sha256": "95ab1c39bd5cd0e2555786a6459086bee1334f0af850b95442c027b8328b2b63",
      "output": "presentation/overview/assets/Combined_V7_Placement_Manifest.json",
      "output_sha256": "95ab1c39bd5cd0e2555786a6459086bee1334f0af850b95442c027b8328b2b63",
      "size_bytes": 696,
      "transformation": "Exact byte copy of source engineering evidence; scopes and limitations retained"
    },
    {
      "source": "2026-10-14_FPGA_Work/18_Carrier_V17_Grid_Alignment/verification/Carrier_V17_Grid_Check_Summary.json",
      "source_sha256": "7526eb502f17eaeb0e01b9275ab385d2005ecafb20865ffc0efe6447b2c637c0",
      "output": "presentation/overview/assets/Carrier_V17_Check_Summary.json",
      "output_sha256": "7526eb502f17eaeb0e01b9275ab385d2005ecafb20865ffc0efe6447b2c637c0",
      "size_bytes": 1186,
      "transformation": "Exact byte copy of source engineering evidence; scopes and limitations retained"
    },
    {
      "source": "2026-10-15_FPGA_Work/02_XEM_Interposer_Stack_View_V4/assets/brk_official/BRK8305_Registered_Full_V4.glb",
      "source_sha256": "41d0d4df7b35f90c56e648b562b0f614a9b7e3bf142ded8e7573f17bcf707090",
      "output": "presentation/overview/assembly-v8/assets/BRK8305_Full.glb",
      "output_sha256": "41d0d4df7b35f90c56e648b562b0f614a9b7e3bf142ded8e7573f17bcf707090",
      "size_bytes": 18559572,
      "transformation": "Exact byte copy of full registered source GLB; no display simplification."
    },
    {
      "source": "2026-10-15_FPGA_Work/07_Website_Detailed_Models_V8/assets/Interposer_V4_Detailed.glb",
      "source_sha256": "6904214132133e2f2da642129386f4a536a23f946de3ff3d976ee32cf426b184",
      "output": "presentation/overview/assembly-v8/assets/Interposer_V4_Detailed.glb",
      "output_sha256": "6904214132133e2f2da642129386f4a536a23f946de3ff3d976ee32cf426b184",
      "size_bytes": 9505284,
      "transformation": "Exact byte copy of richer native V4 export after exact per-material primitive merge and existing rigid registration; no triangle reduction or quantization.",
      "native_pcb_source": "2026-10-15_FPGA_Work/01_XEM_Interposer_Compact_V4/project/XEM_Interposer_Compact_V4.kicad_pcb",
      "native_pcb_sha256": "cd754509f51753dea646933c94f39607ed0a62b75144793e549be0768c6455f7",
      "native_export_flags": [
        "--user-origin",
        "100x100mm",
        "--include-tracks",
        "--include-pads",
        "--include-zones",
        "--include-silkscreen",
        "--include-soldermask"
      ],
      "component_reference_groups": 52,
      "source_CAD_unchanged": true
    },
    {
      "source": "2026-10-15_FPGA_Work/02_XEM_Interposer_Stack_View_V4/assets/xem/XEM8305_Official_Stack_mm.glb",
      "source_sha256": "6bcd7fc6e66ddfc3334d666eb4722d017f2f42a149a7e84f5c98cd03f55b8caa",
      "output": "presentation/overview/assembly-v8/assets/XEM8305_Full.glb",
      "output_sha256": "6bcd7fc6e66ddfc3334d666eb4722d017f2f42a149a7e84f5c98cd03f55b8caa",
      "size_bytes": 12275468,
      "transformation": "Exact byte copy of full registered source GLB; no display simplification."
    }
  ],
  "boards": {
    "combined_v7": {
      "outline_mm": [
        30,
        30
      ],
      "ldo_stages": 8,
      "footprint_records": 197,
      "status": "Unrouted shared-rail placement study; 827 connection gaps; per-rail eight-ASIC loads, noise, thermal copper, HDI and assembled mating remain unqualified.",
      "canonical_DRC_clean": false
    },
    "carrier_v17": {
      "outline_mm": [
        53,
        83
      ],
      "copper_layers": 6,
      "status": "Schematic grid cleanup from V16; unchanged electrical netlist and copper/placement. Native physical, disconnected and parity findings zero; 210 unused-pin ERC findings remain. Hardware operation and fabrication qualification remain open."
    },
    "carrier_v41": {
      "outline_mm": [
        53,
        83
      ],
      "copper_layers": 6,
      "source_pcb_sha256": "8241aee58b92798491cf6bcd8d16272a8f4049487a1b2fd2bd17fa9332b6ecf7",
      "public_pcb_sha256": "caf0553fad56bd222a3513bd9bd2f3c8cb286b5084a05b150c92ef04c0c3ed80",
      "routing_preserved_from": "V40",
      "status": "Latest saved carrier review. 0 physical/silk findings, opens or parity findings; 50 inherited library warnings and 210 unused-connector ERC findings remain. Five-board sourcing and factory/powered qualification pending.",
      "native_package": "hardware/xem8305-carrier/dated/2026-10-18/v41/Carrier_V41_Public_KiCad_Review.zip",
      "native_check_receipt": "hardware/xem8305-carrier/dated/2026-10-18/v41/verification/Public_V41_Native_Checks.json",
      "public_derivative_equivalence": "hardware/xem8305-carrier/dated/2026-10-18/v41/verification/Public_Review_Non3D_Equivalence.json"
    }
  },
  "scope": "Publication copies and read-only native exports only. Source CAD is not modified; no native GUI input.",
  "verification": {
    "all_source_copy_sha256_matches": true,
    "SVG_source_PCB_unchanged": true,
    "native_kicad_version": "10.0.6",
    "GLB_scope": "Published current native combined V7 and ASIC PCB-5 models, reused native FPGA V41/LDO V5, and full registered BRK/XEM host models. V8 adds native interposer pads, silkscreen and soldermask; source CAD unchanged."
  },
  "overview_version": "V10",
  "updated_date": "2026-10-18",
  "previous_overview": {
    "path": "overview-2026-09-23.html",
    "sha256": "cd84597268e895ac810f793d64cf7f76bc1b1e053cfc4117706ac97b982e0e72",
    "note": "Exact previous root HTML preserved on 14 October. Its dependent assets and historical design claims remain separate."
  },
  "reused_published_assets": [
    {
      "path": "presentation/meetings/2026-10-14-v16/fpga_3d/",
      "revision": "V41",
      "scope": "Source-derived 3D; nominal component bodies."
    },
    {
      "path": "presentation/meetings/2026-10-14-v16/fpga_viewer/",
      "revision": "V41",
      "native_pcb_sha256": "9b115f6dc2146db157458ca5f9ba8ec0439f61da7359b050244cf347dae1c4c0"
    },
    {
      "path": "presentation/meetings/2026-10-14-v16/ldo_viewer/",
      "revision": "V5",
      "native_pcb_sha256": "f5d07985f5ff749ec338c609dc0ac859e8f74c0e97a381e711346547d55d42e6"
    },
    {
      "path": "presentation/meetings/2026-10-14-v16/stack_viewer/",
      "revision": "V41 + V5 only",
      "scope": "Separate architecture only. Existing combined V6 is not used by the current overview."
    },
    {
      "path": "presentation/meetings/2026-10-14-v16/carrier_viewer/",
      "revision": "V16 physical geometry representing unchanged V17 copper/placement",
      "scope": "V17 grid-only revision; current V17 drawing and project provided separately."
    }
  ],
  "additional_native_files": [
    {
      "path": "presentation/overview/assets/FPGA_V41_Complete_KiCad_2026-10-14.zip",
      "origin": "2026-10-13_FPGA_Work/08_FPGA_Abracon_Clock_Routing_Step41/FPGA35T_S41_Abracon_Clock_Routed_2026-10-13.zip",
      "sha256": "e08bcad92bec5b11b1ba302cfaf71de971c449bba2f82a7d4b3601dfab20c2b7",
      "bytes": 2544255,
      "transformation": "Exact complete source ZIP; display filename uses V numbering. Native identifiers are preserved.",
      "native_pcb_sha256": "9b115f6dc2146db157458ca5f9ba8ec0439f61da7359b050244cf347dae1c4c0"
    },
    {
      "path": "presentation/overview/assets/Separate_LDO_V5_Complete_KiCad_2026-10-14.zip",
      "origin": "2026-10-14_FPGA_Work/09_Separate_LDO_LT3046_Compact_V5/output/ASIC_LDO_Separate_V5_KiCad.zip",
      "sha256": "35a57ad1bd4d65f4cbe913c7edc77c5ef8787d36702aceb0392bcff9e97ac8ce",
      "bytes": 894165,
      "transformation": "Exact complete source ZIP; display filename uses V numbering. Native identifiers are preserved.",
      "native_pcb_sha256": "f5d07985f5ff749ec338c609dc0ac859e8f74c0e97a381e711346547d55d42e6"
    }
  ],
  "ldo_schematic_export": {
    "path": "presentation/overview/assets/Separate_LDO_V5_Schematic.svg",
    "sha256": "81c9475025b8b71b1681b262b00004986eed27137ea855cb3dd5545ce731403d",
    "source_zip_member": "ASIC_LDO_Separate_V5/ASIC_LDO_Separate_V5.kicad_sch",
    "source_schematic_sha256": "9b9da0f861023dafe6f17b949d30a631f83197feb7e10cad0b4a3f383505f11d",
    "transformation": "Native KiCad CLI SVG export from exact source ZIP schematic; no source edits."
  },
  "viewer_recovery": {
    "version": "V2",
    "missing_or_invalid_asset": "Default to FPGA V41 schematic",
    "navigation": "Persistent overview link and drawing selector",
    "native_assets_changed": false
  },
  "structure": {
    "baseline": "overview-2026-09-23.html",
    "baseline_html_sha256": "cd84597268e895ac810f793d64cf7f76bc1b1e053cfc4117706ac97b982e0e72",
    "preserved_sections": [
      "overview",
      "carriers",
      "routing",
      "fpga",
      "adapter",
      "receiver"
    ],
    "layout": "Original assembly-first canvas, left viewer/right story, bottom navigation, notes and camera/keyboard controls",
    "current_content": "FPGA V41, separate LDO V5 / combined V7, carrier V41 previews in original subsystem sections",
    "native_geometry_modified": false,
    "updates": "Single Updates dialog in header; notices removed",
    "responsive": "Desktop viewport fit, internally scrolling details, vertically scrolling mobile with wrapping six-section navigation"
  },
  "preserved_v2_overview": {
    "path": "overview-2026-10-14-v2.html",
    "sha256": "7571d1c57c3a369dc4f796492e13af8ddd1f54ffd6474be0629fceb4c5b54d7b"
  },
  "overview_updated": "2026-10-18",
  "parallel_approaches": {
    "custom_fpga": "ASIC boards -> new LDO + custom FPGA -> micro-HDMI -> XEM8305/BRK8305 interposer -> PC",
    "direct_ldo_alternative": "ASIC boards -> existing LDO board -> direct carrier V41 -> XEM8305 -> PC",
    "distinction": "Two independent approaches under development, not components of one series chain. Existing LDO is not the new V5 or combined V7 design.",
    "sources": [
      {
        "source": "2026-10-15_FPGA_Work/01_XEM_Interposer_Compact_V4/START_HERE.md",
        "sha256": "1f96a2fd6b84dffd494f6bdfdb29560ed3b66759b5745b54d80973b2721312f3",
        "use": "Architecture wording only; no CAD or assets imported by V4 website update."
      },
      {
        "source": "2026-10-15_FPGA_Work/02_XEM_Interposer_Stack_View_V4/START_HERE.md",
        "sha256": "2a83c2488a0ec81bfa3f8ec1e15b76eadd1b649dba9e54bda7c1f6e3826ee2b4",
        "use": "Architecture wording only; no CAD or assets imported by V4 website update."
      },
      {
        "source": "2026-10-14_FPGA_Work/22_XEM_FPGA_MicroHDMI_Carrier_V2/START_HERE.md",
        "sha256": "ae8c9f5b0ea9e20d403ba9d855f0388ab12b15dcc82fc0da52a63099e2bc5c70",
        "use": "Architecture wording only; no CAD or assets imported by V4 website update."
      },
      {
        "source": "presentation/meetings/2026-10-14-v17/index.html",
        "sha256": "bf5cc826971126344e623d106fa5b31d5ea80ba1603f97d240d25bd0bb66b7e8",
        "use": "Direct carrier connection to the existing LDO board; also explicitly confirmed by Howard on 15 October 2026."
      }
    ]
  },
  "preserved_v3_overview": {
    "path": "overview-2026-10-14-v3.html",
    "sha256": "73432bd7c39a7529fd76c89299c79b82b86926a6a46c063317e76effe34cef02"
  },
  "preserved_v4_overview": {
    "path": "overview-2026-10-15-v4.html",
    "sha256": "0f67998a7faf22e1b7b9f96686124d9df6711eea2197f3ee659e03308ee824f2"
  },
  "approach_selection": {
    "default": "custom",
    "url_parameter": "approach=custom|direct",
    "custom_sections": [
      "overview",
      "carriers",
      "routing",
      "fpga",
      "adapter"
    ],
    "direct_sections": [
      "overview",
      "carriers",
      "receiver"
    ],
    "behavior": "One selected path and relevant navigation at a time; native previous/next, page counts and keyboard sequence use the same filtered slide array.",
    "direct_overview": "Restored rotatable XEM8305/carrier/LDO arrangement, freshly derived V41 carrier copper and placement; native net-highlighting layout and current schematic. Nominal attachment and component representations are not fit qualification.",
    "direct_asic_reference": "hardware/previews/asic-carrier-3d.png",
    "source_geometry_modified": false
  },
  "current_3d_assembly": {
    "version": "V8",
    "date": "2026-10-15",
    "source_manifest": "presentation/overview/assembly-v8/Scene_Manifest.json",
    "viewer": "presentation/overview/assembly-v8/index.html",
    "scope": "Full registered host meshes and native V4 interposer pads, silkscreen and soldermask; all 52 component groups retained. Interposer focus exposes Top/Bottom. Compact electronics remain separate from BRK host and linked by illustrative micro-HDMI cable. No individual assignments or invented routing; hardware qualification unchanged."
  },
  "preserved_v7_overview": {
    "path": "overview-2026-10-15-v7.html",
    "sha256": "5dfbdc431ce368df8990df2cb69b2cee8b0a5ac0e91578da304c413abbbb2cb2",
    "note": "Exact previous V7 root HTML with original scoped scripts and simplified host-model assets preserved."
  },
  "preserved_v8_overview": {
    "path": "overview-2026-10-18-v8.html",
    "note": "Previous V8 root with V17 carrier and original V8 dependencies; unchanged and historical."
  },
  "carrier_v41_page_update": {
    "date": "2026-10-18",
    "viewer": "presentation/overview/carrier-v41/index.html",
    "overview_url": "https://howardwhsrun.github.io/FPGA_4K/?approach=direct#overview",
    "source_CAD_modified": false,
    "public_model_omissions": "All model assignments and embedded supplier STEP bodies omitted from public V41 CAD; non-3D content checked identical.",
    "fabrication_qualified": false,
    "order_or_payment": false
  },
  "preserved_v9_overview": {
    "path": "overview-2026-10-18-v9.html",
    "note": "Exact previous V9 root and scripts preserved with the six-layer plot viewer."
  },
  "carrier_v41_assembly_view_restore": {
    "date": "2026-10-18",
    "viewer": "presentation/overview/carrier-viewer-v41/index.html",
    "native_layout": "presentation/overview/carrier-viewer-v41/native/index.html",
    "source_native_revision": "V41",
    "source_CAD_modified": false,
    "scope": "Restored earlier presentation controls with current carrier geometry. Original V41/V40 routing remains unchanged.",
    "LEDs": {
      "D600": "VDCIN nominal 12 V input",
      "D602": "BUCK_3V3 before JP1",
      "D601": "LDO_3V3 after JP1 / external feed"
    },
    "hardware_qualified": false,
    "GLB_sha256": "882eb1ca212b70a6b27496c318d0f61b83960eed85ac2ce2bddaea732632f43a",
    "component_representation_count": 82,
    "mesh_scope": "Fresh native V41 export with public stock/nominal component representations; a documented small wire-tessellation warning means the exact native routing inspector remains authoritative."
  }
}